

































SHEET INDEX

WIRING LOGIC (pages: 1 of 3)
AC/REVERBING: 18 sections
VERBAL/PTC: 5 sections
ADAP POWER: 4 sections
CONVERT: 4 sections
DC/DC: 1 sections
INVERT/EM: 4 sections
on 52 - 138 sections: 375 components

KEY NAMING

Internal procedures are named for what they *do*.

`getchr, write_node` at their K: join e.g. `UPDOWN`

`Readchr, W endpoint of a sorted pair` e.g. `READLN, W`

`Readchr, write loop between Readchr/write` e.g. `RFWD, R1`

all others are explicit design rules